Guardbands in Random Testing
نویسنده
چکیده
The fault coverage of a random test can be estimated by fault simulation. If the simulation is performed by another random sequence than those used under test or a fault sample is used, a random difference between the simulation result and the fault coverage has to be considered. The simulation result must be larger than the fault coverage that has to be guaranteed. The difference is called guardband. In the paper the distribution of the fault coverage and the distribution of the difference has been derived by the mathematical model of independently detectable faults. Afterwards it is corrected using experimental data. The comparison between theory and experiment unveils a feature of random test, to which no attention has been paid in the past. The correlations in the fault detection process can not be ignored in determining guardbands. As the final result relations for guardband calculation are given.
منابع مشابه
ExtraTime: A Framework for Exploration of Clock and Power Gating for BTI and HCI Aging Mitigation
Bias Temperature Instability (BTI) and Hot Carrier Injection (HCI) are two major causes for transistor aging at nano-scale, leading to slower devices, more failures during runtime, and ultimately reduced lifetime. Typically these issues are handled by adding extra guardbands to the design, i. e. overdesign, which results in lower clock frequencies and hence, performance losses. Alternatively, e...
متن کاملDesign of Accelerated Life Testing Plans for Products Exposed to Random Usage
< p>Accelerated Life Testing (ALT) is very important in evaluating the reliability of highly reliable products. According to ALT procedure, products undergo higher stress levels than normal conditions to reduce the failure times. ALTs have been studied for various conditions and stresses. In addition to common stress such as temperature and humidity, random usage can also be considered as anoth...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملSoftware-based Infield Wearout Monitoring for Synchronous Digital Chips
Electronic circuits of all sizes are increasingly used in every aspect of our lives and our dependence on their reliable operation has significantly increased in the past three decades. A mere 7 to 10 year life expectancy, conventionally guaranteed for integrated circuits used in consumer electronics, is not going to be enough for meeting demands of future widespread applications for integrated...
متن کاملLINEAR HYPOTHESIS TESTING USING DLR METRIC
Several practical problems of hypotheses testing can be under a general linear model analysis of variance which would be examined. In analysis of variance, when the response random variable Y , has linear relationship with several random variables X, another important model as analysis of covariance can be used. In this paper, assuming that Y is fuzzy and using DLR metric, a method for testing ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002